

Compal Confidential

HCW50 Schematics Document

AMD/Sempron/ATI RX485/SB460 W/s M52/54/56P


2006 / 02 / 28 Rev:0.3 (For PVT)

Security Classification		Compal Secret Data		Compal Electronics, inc.	
Issued Date	2005/05/09	Deciphered Date	2006/03/08	Title SCHEMATIC, M/B LA-3151P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401412
				Date: 星期四, 三月 09, 2006	Sheet 1 of 55 Rev B

Compal confidential

Project Code: HCW50
File Name : LA-3151P

http://hobi-elektronika.net



Security Classification		Compal Secret Data		Compal Electronics, inc.		
Issued Date		2005/03/08	Deciphered Date		2006/03/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				SCHEMATIC, M/B LA-3151P		
				Size	Document Number	
				Custom	401412	
				Rev B		
Date:				星期四, 三月 09, 2006		
				Sheet 2 of 55		

Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
B+	AC or battery power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDRII terminator	ON	ON	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDRII	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON*
+1.2VS	1.2V switched power rail for PCIE	ON	OFF	OFF
+0.9VS	0.9V switched power rail for VRAM terminator	ON	OFF	OFF
+1.8VALW	1.8V switched power rail	ON	ON	ON*
+VDD_CORE	1.0-1.2V switched power rail for VGA	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus(SD)	AD20	2	PIRQE/PIRQH
1394	AD16	0	PIRQE
LAN(10/100)	AD17	3	PIRQF
Mini-PCI(WLAN/TV-Tuner)	AD18	1	PIRQG/PORQH

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Fintek F75383M	1001 100X b
EEPROM(24C16/02)	1010 000X b		
GMT G781-1	1001 101X b		

EC SM Bus2 address

SB460 SM Bus address

Device	Address
Clock Generator (ICS9LPRS325AKLFT_MLF72)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	


SKU ID Table

SKU ID	SKU
0	PM
1	GM
2	
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
VGA	
UMA	
UMA's DVI	
LAN(10/100)	
LAN(GIGA)	
MINI CARD1	
MINI CARD2	
SATA-to-IDE	
PATA	
GRAPEVINE	
G72MV Only	
G73 Only	
VRAM	
VRAM 64M	
VRAM 128M	
VRAM 256M	
MEDIA/B	
CIR	
FIR	
GENEVA	
LCM	
Sub-woofer	

Security Classification	Compal Secret Data			Title	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	Compal Electronics, inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size		Document Number		Rev	
Custom		401412		B	
Date:		星期四, 三月 09, 2006		Sheet	3 of 55




Security Classification		Compal Secret Data		Compal Electronics, inc.			
Issued Date	2005/03/08	Deciphered Date	2006/03/08	Title	SCHEMATIC, M/B LA-3151P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custor	401412	Rev	B
				Date:	星期四, 三月 09, 2006	Sheet	4 of 55


<9> DDR_A_MA[0..15]		DDR_A_MA[0..15]
<10> DDR_B_DQS[0..7]		DDR_B_DQS[0..7]
<10> DDR_B_DQS#[0..7]		DDR_B_DQS#[0..7]

DDR_A_DQS[0..7]

DDR_A_DQS#[0..7]



To normal SODIMM socket



1.5V

R6

1K_0402_1%

+0.9VREF_CPU

C16

1000P_0402_50V7K

C18

0.1u_0402_16V4Z

C19


1u_0402

C20

1000P_0402_50V7K


VDD_VREF_SUS_CPU



LAYOUT: PLACE CLOSE TO CPU




Security Classification		Compal Secret Data		Compal Electronics, inc.					
Issued Date		2005/10/11					Deciphered Date		2006/10/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title		SCHEMATIC, M/B LA-3151P	
						Size	Document Number	Rev	B
						401412			
Date:		2005.10.09		Sheet		6		of 55	

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.







BOTTOMSIDE DECOUPLING





DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE




CPU left-hand side




CPU right-hand side




PROCESSOR POWER AND GROUND



- <6> DDR_A_D[0..63] DDR A D[0..63]
- <6> DDR_A_DM[0..7] DDR A DM[0..7]
- <6> DDR_A_DQS[0..7] DDR A DQS[0..7]
- <6> DDR_A_MA[0..15] DDR A MA[0..15]
- <6> DDR_A_DQS#[0..7] DDR A DQS#[0..7]




Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V




Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V

DDR_A_MA15	R47	1	2	47	0402	5%
DDR_A_MA14	R48	1	2	47	0402	5%
DDR_A_MA13	R49	1	2	47	0402	5%
DDR_A_MA12	R50	1	2	47	0402	5%
DDR_A_MA11	R51	1	2	47	0402	5%
DDR_A_MA10	R52	1	2	47	0402	5%
DDR_A_MA9	R53	1	2	47	0402	5%
DDR_A_MA8	R54	1	2	47	0402	5%
DDR_A_MA7	R55	1	2	47	0402	5%
DDR_A_MA6	R56	1	2	47	0402	5%
DDR_A_MA5	R57	1	2	47	0402	5%
DDR_A_MA4	R58	1	2	47	0402	5%
DDR_A_MA3	R59	1	2	47	0402	5%
DDR_A_MA2	R60	1	2	47	0402	5%
DDR_A_MA1	R61	1	2	47	0402	5%
DDR_A_MA0	R62	1	2	47	0402	5%
DDR_A_BS#2	R63	1	2	47	0402	5%
DDR_A_BS#1	R64	1	2	47	0402	5%
DDR_A_BS#0	R65	1	2	47	0402	5%
DDR_A_CAS#	R66	1	2	47	0402	5%
DDR_A_WE#	R67	1	2	47	0402	5%
DDR_A_RAS#	R68	1	2	47	0402	5%
DDR_CKE1_DIMMA	R69	1	2	47	0402	5%
DDR_CKE0_DIMMA	R70	1	2	47	0402	5%
DDR_CS3_DIMMA#	R71	1	2	47	0402	5%
DDR_CS2_DIMMA#	R72	1	2	47	0402	5%
DDR_CS1_DIMMA#	R73	1	2	47	0402	5%
DDR_CS0_DIMMA#	R74	1	2	47	0402	5%
DDR_A_ODT1	R75	1	2	47	0402	5%
DDR_A_ODT0	R76	1	2	47	0402	5%




Layout Note:
Place one 0.1uF cap close to every 2 pullup
resistors terminated to +0.9V


Security Classification		Compal Secret Data		Title	
Issued Date	2005/10/11	Deciphered Date	2006/10/11	SCHEMATIC, M/B LA-3151P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401412
				Date	Rev B
				星期四, 三月 09, 2006	Sheet 9 of 55




- <6> DDR_B_D[0..63] DDR_B_D[0..63]
- <6> DDR_B_DM[0..7] DDR_B_DM[0..7]
- <6> DDR_B_DQS[0..7] DDR_B_DQS[0..7]
- <6> DDR_B_MA[0..15] DDR_B_MA[0..15]
- <6> DDR_B_DQS#[0..7] DDR_B_DQS#[0..7]




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V




11/3 Modify





Layout Note:
Place one 0.1uF cap close to every 2 pullup resistors terminated to +0.9V

Security Classification		Compal Secret Data		Compal Electronics, inc.	
Issued Date	2005/10/11	Deciphered Date	2006/10/11	Title	SCHEMATIC, M/B LA-3151P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401412
				Date	Rev B
				Sheet	10 of 55




Security Classification		Compal Secret Data		Title	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	SCHEMATIC, M/B LA-3151P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401412
Date: 星期四, 三月 09, 2006				Sheet	Rev B

[illegible]



NB RS485 POWER STATES

Power	Signal	S0	S1	S3	S4/S5	G3
VDDHT		ON	ON	OFF	OFF	OFF
VDDR		ON	ON	OFF	OFF	OFF
VDD18		ON	ON	OFF	OFF	OFF
VDDC		ON	ON	OFF	OFF	OFF
VDDA18		ON	ON	OFF	OFF	OFF
VDDA12		ON	ON	OFF	OFF	OFF
AVDD		ON	ON	OFF	OFF	OFF
AVDDDI		ON	ON	OFF	OFF	OFF
PLLVD		ON	ON	OFF	OFF	OFF
HTPVDD		ON	ON	OFF	OFF	OFF
VDDR3		ON	ON	OFF	OFF	OFF
LPVDD		ON	ON	OFF	OFF	OFF
LVDDR18D		ON	ON	OFF	OFF	OFF
LVDDR18A		ON	ON	OFF	OFF	OFF



- ### Parallel Resonance Crystal



FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Security Classification		Compal Secret Data		Compal Electronics, inc. TitleSCHEMATIC, M/B LA-3151P	
Issued Date	2005/03/08	Deciphered Date	2006/03/08		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: 星期四, 三月 09, 2006Sheet 15 of 55	

PCIE Lane Reversal

PCIE GTX C MRX N15	C231	2	0.1U 0402 16V7K	PCIE GTX MRX N15	AK27
PCIE GTX C MRX P15	C231	2	0.1U 0402 16V7K	PCIE GTX MRX P15	AK27
PCIE GTX C MRX N14	C234	2	0.1U 0402 16V7K	PCIE GTX MRX N14	AK27
PCIE GTX C MRX P14	C234	2	0.1U 0402 16V7K	PCIE GTX MRX P14	AK27
PCIE GTX C MRX N13	C238	2	0.1U 0402 16V7K	PCIE GTX MRX N13	AK28
PCIE GTX C MRX P13	C238	2	0.1U 0402 16V7K	PCIE GTX MRX P13	AK28
PCIE GTX C MRX N12	C238	2	0.1U 0402 16V7K	PCIE GTX MRX N12	AK27
PCIE GTX C MRX P12	C238	2	0.1U 0402 16V7K	PCIE GTX MRX P12	AK27
PCIE GTX C MRX N11	C249	2	0.1U 0402 16V7K	PCIE GTX MRX N11	AK28
PCIE GTX C MRX P11	C249	2	0.1U 0402 16V7K	PCIE GTX MRX P11	AK28
PCIE GTX C MRX N10	C241	2	0.1U 0402 16V7K	PCIE GTX MRX N10	AK28
PCIE GTX C MRX P10	C241	2	0.1U 0402 16V7K	PCIE GTX MRX P10	AK28
PCIE GTX C MRX N9	C244	2	0.1U 0402 16V7K	PCIE GTX MRX N9	AK27
PCIE GTX C MRX P9	C244	2	0.1U 0402 16V7K	PCIE GTX MRX P9	AK27
PCIE GTX C MRX N8	C249	2	0.1U 0402 16V7K	PCIE GTX MRX N8	AK28
PCIE GTX C MRX P8	C249	2	0.1U 0402 16V7K	PCIE GTX MRX P8	AK28
PCIE GTX C MRX N7	C249	2	0.1U 0402 16V7K	PCIE GTX MRX N7	AK28
PCIE GTX C MRX P7	C249	2	0.1U 0402 16V7K	PCIE GTX MRX P7	AK28
PCIE GTX C MRX N6	C251	2	0.1U 0402 16V7K	PCIE GTX MRX N6	AK27
PCIE GTX C MRX P6	C251	2	0.1U 0402 16V7K	PCIE GTX MRX P6	AK27
PCIE GTX C MRX N5	C251	2	0.1U 0402 16V7K	PCIE GTX MRX N5	AK28
PCIE GTX C MRX P5	C251	2	0.1U 0402 16V7K	PCIE GTX MRX P5	AK28
PCIE GTX C MRX N4	C255	2	0.1U 0402 16V7K	PCIE GTX MRX N4	AK28
PCIE GTX C MRX P4	C255	2	0.1U 0402 16V7K	PCIE GTX MRX P4	AK28
PCIE GTX C MRX N3	C251	2	0.1U 0402 16V7K	PCIE GTX MRX N3	AK27
PCIE GTX C MRX P3	C251	2	0.1U 0402 16V7K	PCIE GTX MRX P3	AK27
PCIE GTX C MRX N2	C259	2	0.1U 0402 16V7K	PCIE GTX MRX N2	AK28
PCIE GTX C MRX P2	C259	2	0.1U 0402 16V7K	PCIE GTX MRX P2	AK28
PCIE GTX C MRX N1	C261	2	0.1U 0402 16V7K	PCIE GTX MRX N1	AK28
PCIE GTX C MRX P1	C261	2	0.1U 0402 16V7K	PCIE GTX MRX P1	AK28
PCIE GTX C MRX N0	C261	2	0.1U 0402 16V7K	PCIE GTX MRX N0	AK27
PCIE GTX C MRX P0	C261	2	0.1U 0402 16V7K	PCIE GTX MRX P0	AK27


<12> PCIE_GTX_C_MRX_P[0..15] <PCIE GTX C MRX P[0..15]>
 <12> PCIE_GTX_C_MRX_N[0..15] <PCIE GTX C MRX N[0..15]>
 <12> PCIE_MTX_C_GRX_P[0..15] <PCIE MTX C GRX P[0..15]>
 <12> PCIE_MTX_C_GRX_N[0..15] <PCIE MTX C GRX N[0..15]>

http://hobi-elektronika.net


Straps: (Internal pull down)

Transmitter power saving enable	GPIO[0]	0: 50% TX output swing 1: Full TX output swing
Transmitter de-emphasis enable	GPIO[1]	0: TX de-emphasis disable 1: TX de-emphasis enable
Debug Access	GPIO[4]	0: OFF Pad must be available 1: ON
PLL_IBIAS_RD	GPIO[6,5]	Default : 01
ROM ID Config	GPIO[9, 13:11]	000X: No ROM, AP_SIZE=00 128M share 001X: No ROMMemory AP_SIZE=01 256M share 010X: No ROMMemory AP_SIZE=10 64M share 011X: No ROMMemory AP_SIZE=11 Reserved


GPIO




PCI EXPRESS



CRT




TV




Vedio Memory Config. (VGA Internal PD)						
MEMID[2:0]	Size	Size	Vender	Chips	VGA	Frequency
0 0 0	64MB	16M16	Hynix	2		
0 0 1	64MB	16M16	Samsung	2		
0 1 0	128MB	16M16	Hynix	4		A-test
0 1 1	128MB	16M16	Samsung	4		
1 0 0	256MB	32M16	Hynix	4		A-test
1 0 1	256MB	32M16	Samsung	4		
1 1 0			Resreved			
1 1 1			Resreved			

TBD

Thermal sensor



Spread spectrum





Security Classification		Compal Secret Data	
Issued Date	2005/09/10	Deciphered Date	2006/09/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			









Compal Electronics, Inc.

SCHEMATIC, M/B LA-3151P

Size	Document Number	Rev
Custom	401412	B
Date:	日期: 三月 09, 2006	Sheet 16 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/09/10	Deciphered Date	2006/09/10	Title SCHEMATIC, M/B LA-3151P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
				Custom	401412	
				Date:		星期二, 三月 09, 2006






GDDR2

Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-3151P			
Issued Date	2005/09/10	Deciphered Date	2006/09/10				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Size		Document Number 401412	Rev B
				Date: 日期 13月09, 2006			
				Sheet 18 of 55			


11/03/05' SWAP NET
11/04/05' SWAP NET
11/08/05' SWAP NET

11/03/05' SWAP NET



DDR2 BGA MEMORY

DDR2 BGA MEMORY





M56 Only

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size		Document Number		Rev	
Custom		401412		B	
Date		星期四, 三月 09, 2006		Sheet	
		20		of 55	


11/03/05' SWAP NET

11/03/05' SWAP NET






- <18,20> FBCD[0..63] FBCKD[0..63]
- <18,20> FBCKA[0..12] FBCKA[0..12]
- <18,20> FBCKDQS[0..7] FBCKDQS[0..7]
- <18,20> FBCKDQS#0..7 FBCKDQS#0..7
- <18,20> FBCKDQM#0..7 FBCKDQM#0..7
- <18,20> FBCKA0 FBCKA0
- <18,20> FBCKA1 FBCKA1
- <18> FBCKODT1 FBCKODT1
- <18> FBCKRAS1# FBCKRAS1#
- <18> FBCKCAS1# FBCKCAS1#
- <18> FBCKWE1# FBCKWE1#
- <18> FBCKCS1# FBCKCS1#
- <18> FBCKCLK1 FBCKCLK1
- <18> FBCKCLK1# FBCKCLK1#


DDR2 BGA MEMORY



DDR2 BGA MEMORY








<http://hobi-elektronika.net>

REQUIRED STRAPS

SB600 HAS 15K INTERNAL PD FOR AC_SDATA_OUT,
15K PU FOR RTC_CLK, EXTERNAL PU/PD IS
NOT REQUIRED; FOR SB460, EXTERNAL PU/PD ARE
REQUIRED




	SB600				SB460			
	AC_SDATA_OUT	RTC_CLK	PCI_CLK4 CLK_PCI_1394	PCI_CLK6	PCI_CLK0 CLK_PCI_LAN	PCI_CLK1 CLK_PCI_LPC	PCI_CLK0 CLK_PCI_LAN	PCI_CLK1 CLK_PCI_LPC
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC I ROM L, H = LPC II ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	NOTE: FOR SB460, PCI_CLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCI_CLK[1:0]			

<http://hobi-elektronika.net>

NOTE: R365 PU RESISTOR FOR
RTC_IRQ# IS REQUIRED FOR SB460
TO KEEP THE INPUT FROM FLOATING.

SB460 ONLY




	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
	RTC_IRQ#	SB_SPDIFO	CLK_PCI_MINI	CLK_PCI_PCM	CLK_PCI_SIO	LPC_FRAME#
PULL HIGH	MANUAL PWR ON DEFAULT	SIO 24MHZ	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHZ DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

DEBUG STRAPS

SB600 HAS 15K INTERNAL PU FOR PCI_AD[28:23]





	IDE_DACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED
PULL LOW	USE SHORT RESET	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SB600 ONLY


NOTE: FOR
SB460,
PCI_AD23 IS
RESERVED

Security Classification		Compal Secret Data		Title	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	SCHEMATIC, M/B LA-3151P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401412
Date	星期四, 三月 09, 2006	Sheet	26	of	55




LCD POWER CIRCUIT



LCD/PANEL BD. Conn.



Security Classification		Compal Secret Data		Compal Electronics, inc.	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	Title	SCHEMATIC, M/B LA-3151P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401412
				Date	Rev B
				Sheet	29 of 55



http://hobi-elektronika.net


The diagram illustrates the internal wiring of a DVI-D Connector (HDQ70). It features a grid of components including capacitors (H5, H1, H2, H4, H21, H22, H23, H14, H15, H28, H7, H8, H9, H10, H3, H6, H29, H31, H11, H12, H17, H18, H16, H19, H13, H24, H25, H32, H33, H34, FD2, FD1, FD3, FD5, FD4, FD6, CF20, CF14, CF18, CF21, CF7, CF10, CF12, CF4, CF6, CF15, CF17, CF16, CF19, CF13, CF9, CF1, CF2, CF3, CF5, CF11, CF8, CF22, CF23, CF24), resistors (R421, R422, R423, R424), and diodes (D17, D32). The DVI-D Connector is shown with its pins and internal connections, including the DVI@ SUYIN_070939FR024S531PL and the DVI@ 0.1U_0402_16V4Z. The connector is labeled DVI-D Connector and includes a Hot Plug Detect signal. The diagram also shows the connection to the VGA_DVI_DET signal and the DVI@ 20K_0402_5% signal. The connector is shown with its pins and internal connections, including the DVI@ SUYIN_070939FR024S531PL and the DVI@ 0.1U_0402_16V4Z. The connector is labeled DVI-D Connector and includes a Hot Plug Detect signal. The diagram also shows the connection to the VGA_DVI_DET signal and the DVI@ 20K_0402_5% signal.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P
Size B	Document Number	Rev B		Date
	401412			星期四, 三月 09, 2006
Sheet		30 of 55		

<22,26,36,37,40> PCI_AD[0..31] PCI_AD[0..31]


PCI AD0	104	AD0
PCI AD1	103	AD1
PCI AD2	102	AD2
PCI AD3	98	AD3
PCI AD4	97	AD4
PCI AD5	96	AD5
PCI AD6	95	AD6
PCI AD7	93	AD7
PCI AD8	90	AD8
PCI AD9	89	AD9
PCI AD10	87	AD10
PCI AD11	86	AD11
PCI AD12	85	AD12
PCI AD13	83	AD13
PCI AD14	82	AD14
PCI AD15	79	AD15
PCI AD16	59	AD16
PCI AD17	58	AD17
PCI AD18	57	AD18
PCI AD19	55	AD19
PCI AD20	53	AD20
PCI AD21	50	AD21
PCI AD22	49	AD22
PCI AD23	47	AD23
PCI AD24	43	AD24
PCI AD25	42	AD25
PCI AD26	40	AD26
PCI AD27	39	AD27
PCI AD28	37	AD28
PCI AD29	36	AD29
PCI AD30	34	AD30
PCI AD31	33	AD31

<22,36,37,40> PCI_CBE#0	92	CBE#0
<22,36,37,40> PCI_CBE#1	77	CBE#1
<22,36,37,40> PCI_CBE#2	60	CBE#2
<22,36,37,40> PCI_CBE#3	44	CBE#3
PCI_AD17	1	LAN_IDSEL
PCI_PAR	76	PAR
PCI_FRAME#	61	FRAME#
PCI_IRDY#	63	IRDY#
PCI_TRDY#	67	TRDY#
PCI_DEVSEL#	68	DEVSEL#
PCI_STOP#	69	STOP#
PCI_PERR#	70	PERR#
PCI_SERR#	75	SERR#
PCI_REQ#3	30	REQ#
PCI_GNT#3	29	GNT#
PCI_PIRQF#	25	INTA#
LAN_PME#	31	PME#
PCI_RST#	27	RST#
CLK_PCI_LAN	28	CLK
PM_CLKRUN#	65	PM_CLKRUN#




RTL8110SBL change to Ver.D

PCI I/F
LAN I/F
Power





PN	8100CL(10/100 LAN)	8110SBL(10/100/1000 LAN)
RSET	5.6K	2.49K


BOM structure	8100CL(10/100 LAN)	8110SBL(10/100/1000 LAN)
8100C@	Stuff	No_Stuff
8110S@	No_Stuff	Stuff
@	No_Stuff	No_Stuff



LAN RTL8110SBL/RTL8100CL




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/07/29	Deciphered Date	2006/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size B	Document Number	401412		Date:	Rev B
Date: 星期四, 三月 09, 2006		Sheet 32 of 55		1	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title	SCHMATIC, M/B LA-3151P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	
				401412	
Date:	星期四, 三月 09, 2006	Sheet	33	of	55


Scroll Up




Scroll Left




Scroll Right







Scroll Down





Left






Right





To TP/B Conn.




MDC Conn.






INT_KBD Conn.




Bluetooth Conn.




Security Classification	Compal Secret Data		Compal Electronics, inc.	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P
Size	Document Number	Rev B		
Custom	401412			
Date	星期四, 三月 09, 2006	Sheet	34 of 55	





FOR DEBUG ONLY







1MB Flash ROM




1MB Flash ROM




Security Classification	Compal Secret Data		Title	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	SCHEMATIC, M/B LA-3151P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number 401412
				Rev B
Date: 星期四, 三月 09, 2006				Sheet 35 of 55




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3VALW	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)






xD PU and PD. Close to Socket



SDCK XDWE# 1 | 2
C678 | 10P_0402_50V8K
61@

MSCLK XDRE# 1 | 2
C679 | 10P_0402_50V8K

<37> S1_A[0..25] S1_A[0..25]
<37> S1_D[0..15] S1_D[0..15]




Pin 41 to 61 connection diagram for J1P2. The diagram shows connections for pins 41 through 61. Pins 41-47 are connected to +VCC_XD and XD-VCC. Pins 48-50 are N.C. Pins 51-53 are connected to SD-VCC and MS-VCC. Pins 54-61 are connected to various SD and MS signals including SD_CLK, SD-DAT0, SD-DAT1, SD-DAT2, SD-DAT3, SD-CMD, SD-CD-SW, SD-CD-COM, SD-WP-SW, SD-WP-COM, MS-SCLK, MS-DATA0, MS-DATA1, MS-DATA2, MS-DATA3, MS-INS, MS-BS, SD-GND, MS-GND, and MS-INS#.



Pin	Signal	Pin	Signal
41	+VCC_XD	51	SD-VCC
42	SDDA1_XDD0	52	MS-VCC
43	MSBS_XDD1	53	SD-VCC
44	MSD0_XDD2	54	SD_CLK
45	MSD03_XDD3	55	SD-DAT0
46	SDDA3_XDD4	56	SD-DAT1
47	MSD2_XDD5	57	SD-DAT2
48	MSD1_XDD6	58	SD-DAT3
49	SDDA0_XDD7	59	SD-CMD
50	N.C.	60	SD-CD-SW
51	SDCK_XDWE#	61	SD-CD-COM
52	XD_WP#	62	SD-WP-SW
53	SDCM_XDALE	63	SD-WP-COM
54	XD_CD#	64	MS-SCLK
55	XD_BSY#	65	MS-DATA0
56	MSCLK_XDRE#	66	MS-DATA1
57	XD_CE#	67	MS-DATA2
58	SDDA2_XDCL	68	MS-DATA3
59	XD-GND	69	MS-INS
60	XD-GND	70	MS-BS
61	N.C.	71	SD-GND
62	N.C.	72	MS-GND
63	N.C.	73	MS-INS#
64	N.C.	74	MS-INS#
65	N.C.	75	MS-INS#
66	N.C.	76	MS-INS#
67	N.C.	77	MS-INS#
68	N.C.	78	MS-INS#
69	N.C.	79	MS-INS#
70	N.C.	80	MS-INS#
71	N.C.	81	MS-INS#
72	N.C.	82	MS-INS#
73	N.C.	83	MS-INS#
74	N.C.	84	MS-INS#
75	N.C.	85	MS-INS#
76	N.C.	86	MS-INS#
77	N.C.	87	MS-INS#
78	N.C.	88	MS-INS#
79	N.C.	89	MS-INS#
80	N.C.	90	MS-INS#
81	N.C.	91	MS-INS#
82	N.C.	92	MS-INS#
83	N.C.	93	MS-INS#
84	N.C.	94	MS-INS#
85	N.C.	95	MS-INS#
86	N.C.	96	MS-INS#
87	N.C.	97	MS-INS#
88	N.C.	98	MS-INS#
89	N.C.	99	MS-INS#
90	N.C.	100	MS-INS#
91	N.C.	101	MS-INS#
92	N.C.	102	MS-INS#
93	N.C.	103	MS-INS#
94	N.C.	104	MS-INS#
95	N.C.	105	MS-INS#
96	N.C.	106	MS-INS#
97	N.C.	107	MS-INS#
98	N.C.	108	MS-INS#
99	N.C.	109	MS-INS#
100	N.C.	110	MS-INS#

Size B	Document Number 401412	Rev B
Date: 星期四, 三月 09, 2006	Sheet 38 of 55	






New Card Power Switch



New Card Socket (Left)




USB CONN. 1 & 2






SUYIN_020173MR004G533ZR_4P

SUYIN_020173MR004G533ZR_4P


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size	B	Document Number	401412	Rev	
Date	星期四, 三月 09, 2006	Sheet	39	of 55	








Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2005/06/20		Deciphered Date		2006/06/20		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, M/B LA-3151P							
								Size		Document Number				Rev	
								Custom		401412				B	
								Date:		星期四, 三月 09, 2006				Sheet 40 of 55	





Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2005/06/20		Deciphered Date		2006/06/20			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				SCHEMATIC, M/B LA-3151P					
				Size	Document Number			Rev B	
				401412					
Date		星期日 三月 09, 2006		Sheet 41 of 55					




Security Classification		Compal Secret Data		Compal Electronics, inc. Title SCHEMATIC, M/B LA-3151P		
Issued Date	2005/03/08	Deciphered Date	2006/03/08			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number 401412	Rev B
				Date:	星期四, 三月 09, 2006	Sheet 42 of 55





To LED/B Conn.



BT_SW




WL_SW





Geneva			Grapevine		
	KSO16	KSO17		KSO16	KSO17
KSI0	VOL_UP	LEFT			
KSI1	RIGHT	VOL_DOWN			
KSI2	PLAY	ENTER	KSI2	PLAY	
KSI3	STOP		KSI3	STOP	VOL_UP
KSI4	NEXT		KSI4	NEXT	VOL_DOWN
KSI5	REV		KSI5	REV	ARCADE_TV
KSI6		RECORD			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size B	Document Number	401412		Rev B	
Date:	星期四, 三月 09, 2006	Sheet	43 of 55		















HD Audio Codec






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2005/06/20	Deciphered Date	2006/06/20	Title	SCHEMATIC, M/B LA-3151P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401412	B
Date: 星期日, 三月 09, 2006				Sheet	45	of 55




Security Classification		Compal Secret Data		Compal Electronics, inc.	
Issued Date	2005/03/08	Deciphered Date	2006/03/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3151P	
Size	Custom	Document Number	401412	Rev	
Date	星期四, 三月 09, 2006	Sheet	46	of 55	





PL2
FBM-L11-322513-151MAT_1210
B+

I_{adp}=0~4.5A (90W)



CP Point:
 $I_{input} = (90.0K / 100.9K) * (75 / 15) = 4.504A$

LI-4S :17.8V--BATT-OVP=1.9758V
BATT-OVP=0.111*BATT+

IREF=0.832*I_{charge}
IREF=0.73~3.3V

2P4S:4800MAH/cell
0.8C=3.84A

OVP voltage :
LI-3S :17.8V---BATT-OVP=1.9758V
BATT-OVP=0.111*BATT+



Charge voltage
4S CC-CV MODE : 16.8V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/26	Deciphered Date	2006/09/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401412
				Date	Rev B
				星期四, 三月 09, 2006	Sheet 49 of 55



PH1 under CPU botten side :
CPU thermal protection at 90 degree C
Recovery at 70 degree C

PJP2 battery connector


SMART Battery:
1.GND
2.SMC
3.SMD
4.TS
5.B/I
6.ID
7.BATT+



Vin Detector
Min. typ. Max.
H-->L 16.976V 17.257V 17.728V
L-->H 17.430V 17.901V 18.384V





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/26	Deciphered Date	2006/09/26	Title	SCHEMATIC, M/B LA-3151P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401412
				Date: 星期四, 三月 09, 2006	Sheet 50 of 55



$$I_{peak} = V_{GA_1.2V} + (+1.2V_{HT}) = 2.1A + 6.067A = 8.167A$$
$$I_{max} = 5.7A$$
$$I_{ocmin} = 9.23A$$
$$I_{ocmax} = 19.23A$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/26	Deciphered Date	2006/09/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401412
				Date:	Rev B
				星期四, 三月 09, 2006	Sheet 51 of 55






For VGA chipset type, that should be dynamic change by everytime load BOM.

M52P6	M54P	M56P
PR123=1K	PR123=1K	PR123=1K
PR135=18.2K	PR135=8.87K	PR135=18.2K
PR132=17.8K	PR132=8.87K	PR132=5.9K
L=1.000V	L=1.102V	L=1.102V
H=0.949V	H=1.001V	H=0.949V

Ipeak=8.5A
Imax=6A
Iocpmin=8.76A
Iocpmax=13.46A



Version change list (P.I.R. List)

*Page 1 of 1
for PWR*

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	VER	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
8							
9							

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/B LA-3151P		
Size	Document Number	Rev
	401412	B
Date:	日 月 年 三月 09, 2006	Sheet 55 of 55